A Pulse-to-Static Conversion Latch with a Self-Timed Control Circuit

The design and testing of low-power pulse-to-static conversion latch circuit is described. The circuit includes self-timed control and a 64-bit latch array both designed utilizing self-resetting CMOS (SRCMOS) circuit techniques. The self-timjed feature of the control requires only one system clock input. The evaluation, reset and write-enable controls are all generated within a control macro. The latch is level sensitive scan design (LSSD) compatible and complies with SCRMOS test modes. Use of these latches facilitates the synchronization, pipelined operation, power-management, and testing of advanced digital systems employing a mix of static and dynamic circuits to achieve high performance. An experimental 64-bit latch array and self-timed control macro, designed for 2.5V 0.5 um CMOS technology, has been successfully fabricated and tested. The full circuit occupies an area of 1.704mm x 0.07mm, and the size of latch bit cell is 21.6 um x 70 um. Experimental results have shown the conversion latch to function properly, capturing 1.2ns output pulses from an SRCMOS register file, and properly converting them to static level. The measured delay from global clock to static output was 725 ps.

By: Wei Hwang, Walter H. Henkels and Rajiv V. Joshi

Published in: Proceedings of the International Conference On Computer Design. Los Alamitos, CA, IEEE Computer Society Press, 1997. p. 712-19, IEEE in 1997

Please obtain a copy of this paper from your local library. IBM cannot distribute this paper externally.

Questions about this service can be mailed to reports@us.ibm.com .