On-chip Bus Interleaving Revisited

Repeater interleaving is used to reduce the impact of capacitive coupling noise on the worst-case delay in local on-chip RC buses. In this paper, we revisit this interconnect design practice to evaluate it from the viewpoint of signal integrity of global on-chip interconnect used in on-chip high-speed signaling as between a cache and a CPU. Using accurate R(f)L(f)C electrical models of the global bus, we show that the peak crosstalk noise exhibits both monotonic and convex dependence on the interleaving ratio. Furthermore, we show that the worst-case switching pattern used in quantifying the common-mode noise (CMN) on the bus depends on the repeater interleaving ratio. This dependence makes the search of the optimal ratio that minimizes bus CMN quite challenging. The conclusions of this paper are valid for both unidirectional and bidirectional buses.

By: I. M. Elfadel

Published in: RC23668 in 2005


This Research Report is available. This report has been submitted for publication outside of IBM and will probably be copyrighted if accepted for publication. It has been issued as a Research Report for early dissemination of its contents. In view of the transfer of copyright to the outside publisher, its distribution outside of IBM prior to publication should be limited to peer communications and specific requests. After outside publication, requests should be filled only by reprints or legally obtained copies of the article (e.g., payment of royalties). I have read and understand this notice and am a member of the scientific community outside or inside of IBM seeking a single copy only.


Questions about this service can be mailed to reports@us.ibm.com .